Regviz

Alif Semiconductor /AE302F40C1537LE_CM55_HP_View /CSI /CSI_INT_ST_PHY_FATAL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CSI_INT_ST_PHY_FATAL

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Alif Semiconductor/AE302F40C1537LE_CM55_HP_View/CSI/CSI_INT_ST_PHY_FATAL#0x0

31282724232019161512118743000000000000000000000000000000000000000000 (PHY_ERRSOTSYNCHS_0)PHY_ERRSOTSYNCHS_00 (PHY_ERRSOTSYNCHS_1)PHY_ERRSOTSYNCHS_1

Description

PHY Packet Discarded Interrupt Status Register

Fields

PHY_ERRSOTSYNCHS_0

Start of transmission error on data lane 0 (no synchronization achieved).
PHY_ERRSOTSYNCHS_1

Start of transmission error on data lane 1 (no synchronization achieved).

Links

()

Register License

THIS SOFTWARE IS PROVIDED “AS IS”. NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE. ALIF SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data